Skip to main content Site map

Computer Architecture: A Quantitative Approach 6th edition


Computer Architecture: A Quantitative Approach 6th edition

Paperback by Hennessy, John L. (Departments of Electrical Engineering and Computer Science, Stanford University, USA); Patterson, David A. (Pardee Professor of Computer Science, Emeritus, University of California at Berkeley, USA)

Computer Architecture: A Quantitative Approach

WAS £85.99   SAVE £12.90

£73.09

eBook available - save £6.10
ISBN:
9780128119051
Publication Date:
15 Dec 2017
Edition/language:
6th edition / English
Publisher:
Elsevier Science & Technology
Imprint:
Morgan Kaufmann Publishers In
Pages:
936 pages
Format:
Paperback
For delivery:
New product available - 9780443154065
Computer Architecture: A Quantitative Approach

Description

Computer Architecture: A Quantitative Approach, Sixth Edition has been considered essential reading by instructors, students and practitioners of computer design for over 20 years. The sixth edition of this classic textbook from Hennessy and Patterson, winners of the 2017 ACM A.M. Turing Award recognizing contributions of lasting and major technical importance to the computing field, is fully revised with the latest developments in processor and system architecture. The text now features examples from the RISC-V (RISC Five) instruction set architecture, a modern RISC instruction set developed and designed to be a free and openly adoptable standard. It also includes a new chapter on domain-specific architectures and an updated chapter on warehouse-scale computing that features the first public information on Google's newest WSC. True to its original mission of demystifying computer architecture, this edition continues the longstanding tradition of focusing on areas where the most exciting computing innovation is happening, while always keeping an emphasis on good engineering design.

Contents

Printed Text 1. Fundamentals of Quantitative Design and Analysis 2. Memory Hierarchy Design 3. Instruction-Level Parallelism and Its Exploitation 4. Data-Level Parallelism in Vector, SIMD, and GPU Architectures 5. Multiprocessors and Thread-Level Parallelism 6. The Warehouse-Scale Computer 7. Domain Specific Architectures A. Instruction Set Principles B. Review of Memory Hierarchy C. Pipelining: Basic and Intermediate Concepts Online D. Storage Systems E. Embedded Systems F. Interconnection Networks G. Vector Processors H. Hardware and Software for VLIW and EPIC I. Large-Scale Multiprocessors and Scientific Applications J. Computer Arithmetic K. Survey of Instruction Set Architectures L. Advanced Concepts on Address Translation M. Historical Perspectives and References

Back

JS Group logo